Your cart is currently empty!
Objectives: In this experiment, you will use the decoder to implement some logic functions. IC chips: One 74LS139 chip (DUAL 2 4 decoder with negated output and zero-enable). One 74LS20 chip (DUAL 4-input NAND gates). The decoder chip you will use in this lab is the 74LS139, which contains two sets…
Objectives:
In this experiment, you will use the decoder to implement some logic functions.
IC chips:
The decoder chip you will use in this lab is the 74LS139, which contains two sets of 2 4 decoder with negated outputs and zero-enable. The pin configuration and the function table are given below.
Vcc | Function Table of 74LS139 | |||||||||||||||||
16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | |||||||||||
INPUTS | OUTPUTS | |||||||||||||||||
Enable | Select | |||||||||||||||||
A | B | Y0 | Y1 | Y2 | Y3 | |||||||||||||
G | B | A | Y0 | Y1 | Y2 | Y3 | ||||||||||||
G | ||||||||||||||||||
1 | X | X | 1 | 1 | 1 | 1 | ||||||||||||
G | 0 | 0 | 0 | 0 | 1 | 1 | 1 | |||||||||||
0 | 0 | 1 | 1 | 0 | 1 | 1 | ||||||||||||
A B Y0Y1Y2Y3 | ||||||||||||||||||
0 | 1 | 0 | 1 | 1 | 0 | 1 | ||||||||||||
1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | ||||
GND | 1 = High, 0 = Low, X = don’t care | |||||||||||||||||
The 74LS20 chip contains two 4-input NAND gates. The pin configurations are shown below.
14 13 12 11 10 9 8
Vcc
GND
1 2 3 4 5 6 7
74LS20
Propagation delay:
Assume that the propagation delay for every NAND gate in 74LS20 is 15 ns (nano-seconds), and the propagation delay for each decoder in 74LS139 is 35 ns.
AY2019/20 Semester 2 – 1 of 3 – CS2100 Lab #8
Procedure:
S(P,Q,R) = M ( ____________________ )
P | Q | R | S |
0 | 0 | 0 | 0 |
0 | 0 | 1 | |
0 | 1 | 0 | |
0 | 1 | 1 | |
1 | 0 | 0 | |
1 | 0 | 1 | |
1 | 1 | 0 | |
1 | 1 | 1 | |
Complete the following logic diagram.
2 4
DEC Y0
B(MSB) | Y1 |
A | Y2 |
G | Y3 |
2 4
DEC Y0
B(MSB) | Y1 |
A | Y2 |
G | Y3 |
AY2019/20 Semester 2 – 2 of 3 – CS2100 Lab #8
Simplified SOP expression: F = ____________________
Complete the logic diagram below.
2 4
DEC Y0
B(MSB) | Y1 |
A | Y2 |
G | Y3 |
Note that the selector lines for the 4:1 multiplexer have been fixed to AB, and you must not change it.
You do not need to implement this since you are not given any multiplexer in this lab.
0 | 4:1 | |||||||||||||
1 | MUXY | G | ||||||||||||
2 | S1 | S0 | ||||||||||||
3 | ||||||||||||||
2 4 | ||||||||||||||
DEC Y0 | ||||||||||||||
A B | ||||||||||||||
I1 | Y1 | |||||||||||||
I0 | Y2 | |||||||||||||
Y3 | ||||||||||||||
EN | ||||||||||||||
1
Marking Scheme: Report (18 marks), Circuit (7 marks); Total: 25 marks.
Your graded report will be returned to you at the next lab.
AY2019/20 Semester 2 – 3 of 3 – CS2100 Lab #8